### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Troy David Armstrong and Michael Steven Faunce Applicants:

Atty. Docket: IBM / 11

Client Ref.: RO999-1

Title:

FAIR ELEVATOR SCHEDULING ALGORITHM FOR DIRECT ACCESS STORAGE

**DEVICE** 

### **CERTIFICATE OF MAILING BY EXPRESS MAIL - 37 CFR 1.10**

'Express Mail' mailing label number: <u>EL420322840US</u> Date of Deposit. December 7, 1999

I certify that this paper or fee (along with the enclosures noted herein) is being deposited with the United States Postal Service 'Express Mail Post Office to Addressee' service under 37 CFR 1.10 on the above date and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

By: Heath R. Bandy (person mailing paper)

### **UTILITY PATENT APPLICATION TRANSMITTAL**

**BOX PATENT APPLICATION** Assistant Commissioner for Patents Washington, D.C. 20231

This is a request for filing, under 37 CFR § 1.53(b), a(n):

- ☐ Original (non-provisional) application.
- □ Divisional of prior application Serial No. \_\_\_, filed on \_\_\_.
- □ Continuation of prior application Serial No. \_\_\_, filed on \_\_\_.
- □ Continuation-in-part of prior application Serial No. \_\_\_, filed on \_\_\_.

### PRELIMINARY AMENDMENT/CALCULATION OF FEES

- Please cancel claims \_\_ without prejudice, and prior to calculating the fees. \_\_ total claim(s), of which \_\_ is(are) independent, is(are) pending after the amendment.
- Please enter the enclosed preliminary amendment identified below prior to calculating the fees. total claim(s), of which \_\_ is(are) independent, is(are) pending after the amendment.

IBM / 112

Client Ref.: RO999-104

Express Mail No. EL420322840US

Page 1 of 3

#### **☒** The Fees are Calculated as Follows:

Fee:	Number of Claims.	In Excess of:	Extra:	At Rate:	Amount:
Total Claims	29	20	9	\$18	\$162.00
Independent Claims	6	3	3	\$78	\$234.00
MULTIPLE DEPENDENT CLAIM FEE					
BASIC FEE			\$760.00		
TOTAL OF ABOVE CALCULATIONS			\$1,156.00		
REDUCTION BY 50% F	FOR FILING BY SMALL EN	TTTY			
TOTAL					\$1,156.00

#### **ENCLOSURES**

- ☑ Utility Patent Application Transmittal Form containing Certificate of Mailing By Express Mail Under 37 CFR 1.10.
- ☑ Return Postcard.

### APPLICATION PAPERS

- ☑ Utility Patent Application, with: cover sheet, <u>25</u> page(s) specification (including <u>29</u> total claim(s), of which <u>6</u> is(are) independent), and <u>1</u> page(s) abstract.
- $\boxtimes$  Drawings: <u>4</u> sheet(s) of <u>formal</u> drawings (<u>11</u> total figure(s)).
- □ Microfiche Computer Program (Appendix).
- □ Nucleotide and/or Amino Acid Sequence, including (all are necessary): Computer Readable Copy, Paper Copy (identical to computer copy), and Statement verifying identity of copies.
- ☑ A Declaration, Power of Attorney and Petition Form signed by Troy David Armstrong.
- Copy of Executed Declaration, Power of Attorney and Petition Form from prior application identified above.
- □ Certified Copy of priority document(s) identified as attached above.

### ADDITIONAL PAPERS

- □ Assignment to \_\_\_, Recordation Cover Sheet (Form PTO-1595)
- □ Verified Statement to Establish Small Entity Status under 37 CFR 1.9 and 1.27.
- □ Preliminary Amendment (to be entered prior to calculation of fees)
- ☐ Information Disclosure Statement, \_\_ sheet(s) Form PTO-1449, \_\_ U.S. Patent Reference(s), \_\_ Foreign Patent Reference(s) and \_\_ Other Reference(s)
- □ Other: \_\_

### **CHECKS**

- □ A Check of \_\_ for the filing fee.
- □ A Check of \_\_ for the assignment recording fee.

IBM / 112

Client Ref.: RO999-104

Express Mail No. EL420322840US

Page 2 of 3

### **DEPOSIT ACCOUNT AUTHORIZATION**

- □ Please charge Deposit Account No. \_ in the amount of \_\_.
- □ The Commissioner is authorized to charge any fees under 37 CFR 1.16 and 1.17 which may be required during the entire pendency of the application, or credit any overpayment, to Deposit Account No. \_\_. A duplicate of this transmittal is attached.
- **▼ THE PAYMENT OF FEES IS BEING DEFERRED.**

Respectfully Submitted,

WOOD, HERRON & EVANS, L.L.P. 2700 Carew Tower Cincinnati, Ohio 45202 (513) 241-2324 SAS/jlv

Scott A. Stinebruner Reg. No. 38,323

IBM / 112

Client Ref.: RO999-104

Express Mail No. EL420322840US

Page 3 of 3

IBM DOCKET: RO999-104 WHE DOCKET: IBM-112

# **APPLICATION**

## **FOR**

# UNITED STATES LETTERS PATENT

TITLE:

FAIR ELEVATOR SCHEDULING ALGORITHM FOR DIRECT

ACCESS STORAGE DEVICE

**APPLICANTS:** 

Troy David Armstrong and Michael Steven Faunce

**ASSIGNEE:** 

**International Business Machines Corporation** 

Wood, Herron & Evans, L.L.P. 2700 Carew Tower Cincinnati, Ohio 45202 513-241-2324

**SPECIFICATION** 

# FAIR ELEVATOR SCHEDULING ALGORITHM FOR DIRECT ACCESS STORAGE DEVICE

5

### Field of the Invention

The invention is generally related to computer access of a shared storage device, and in particular, to scheduling algorithms that arbitrate access between multiple requesters of a shared storage device.

### **Background of the Invention**

10

15

20

Access to data stored in a storage device can significantly impact the performance of a computer system incorporating such a device. In particular, in high performance or multi-user computer systems, often a relatively large direct access storage device (DASD), e.g., utilizing arrays of magnetic, optical or magneto-optical disk drives and the like, may need to be accessed on a frequent basis by multiple users and/or multiple computer software tasks. DASD's are typically much slower than the solid state memories of such computer systems. As such, the speed at which data can be transferred to or from a storage device can play a large part in the overall performance of a system.

Different users and/or different tasks that require access to a DASD (collectively referred to herein as "requesters") often operate concurrently with one another, and may attempt to access the DASD at the same time. As such, many computer systems employ scheduling algorithms to arbitrate access requests from multiple requesters in a computer system. However, in many instances, it is difficult for a scheduling algorithm to adequately balance the competing interests relating to the performance of the software executing on the computer system, and the performance of the DASD. Whenever these interests are not optimally balanced, overall system performance suffers.

25

Page 1 of 25 IBM RO999-104 WH&E IBM/112 Patent Application

10

15

20

25

30

Specifically, DASD performance is often directly impacted by the "seek time" of a DASD -- that is, the time that it takes for a drive head in the DASD to reach the position on a storage medium of the information with which a particular request is associated. One scheduling algorithm that attempts to minimize seek times is referred to as an "elevator" algorithm, which orders requests based upon the relative positions of the data associated with the requests on the DASD. The ordering of the requests is selected so that a drive head can be moved back and forth between the two end positions of the DASD, with any I/O requests encountered along the way issued to the device. The seek time of the drive head on the DASD is thus minimized, thereby maximizing the performance of the DASD.

One potential problem with the elevator algorithm, however, is that if one requester issues a large amount of requests to a relatively narrow range of positions on a DASD, the requester may occupy a large amount of the bandwidth of the DASD. Doing so can effectively restrict access to the DASD for other requesters, thereby stalling the progress of those requesters and adversely impacting system performance.

In other computer systems, a different scheduling algorithm, often referred to as a "fair" algorithm, attempts to schedule requests in a round robin fashion according to the various identities of the requesters associated with the requests such that each requester in a system is able to use the DASD "fairly", and not unduly stall other requesters attempting to concurrently access the DASD. Multitasking performance is often optimized because multiple tasks are allowed to proceed with reduced delays in accessing a shared DASD. However, given that different requesters will often access data stored at different positions on a DASD, the fair algorithm can increase seek times, and thus degrade the performance of the DASD. As such, the fair algorithm is often an optimal solution for multitasking environments and when arbitrating between multiple requesters, but is not as efficient for DASD throughput.

While each of the elevator and fair scheduling algorithms can provide adequate performance in some situations, often the competing interests of ensuring adequate progress of multiple requesters, and minimizing seek times in a DASD, can limit the overall performance of a computer system. Therefore, a significant need

O Benderal Sold Sold

continues to exist for a manner of scheduling requests from multiple requesters in a computer system to maximize system performance.

10

15

20

25

30

### **Summary of the Invention**

The invention addresses these and other problems associated with the prior art by providing an apparatus, program product and method of processing access requests for a direct access storage device that utilize a "fair elevator" algorithm to schedule access requests from a plurality of requesters desiring access to a DASD. In particular, a fair elevator algorithm consistent with the invention arbitrates requests by taking into account both the requesters with which various requests are associated, as well as the relative positions of the data to be accessed on the DASD. By sorting access requests based upon requester identity and DASD position, multitasking performance and DASD throughput are improved in a balanced manner, thus improving overall system performance.

Consistent with one aspect of the invention, a fair elevator algorithm sorts access requests in two stages. In a first stage, access requests are sorted based upon the requesters associated therewith to generate a first ordered set of access requests. Subsequently, at least a portion of the access requests in the first ordered set of access requests are sorted based upon the positions on the DASD associated therewith. Sorting the first ordered set of access requests creates a second ordered set of access requests, which may be issued in sequence to a DASD to thereby incorporate both requester identity and DASD position into the arbitration of access requests.

Consistent with another aspect in the invention, the first and second ordered sets of access requests are stored in queues, with the first queue storing incoming access requests sorted based upon requester identity, and with the second queue receiving access requests from the first queue and sorted based upon the DASD positions associated therewith.

Among other advantages, in a multiprocessing or multitasking environment, issuing access requests from multiple tasks may be used to keep multiple processors as active as possible, whereby sorting access requests based upon requester identity maximizes multitasking performance when accessing a DASD. Moreover, grouping access requests that fall close together on a DASD minimizes seek time, and thus improves the response time of individual requests. Moreover, as will become more apparent below, in some embodiments in the invention, it may be desirable to utilize a

tunable parameter to balance the relative contributions of requester identity and DASD position to operatively tune the performance of a scheduling algorithm to provide optimum performance for a particular computer environment.

These and other advantages and features, which characterize the invention, are set forth in the claims annexed hereto and forming a further part hereof. However, for a better understanding of the invention, and of the advantages and objectives attained through its use, reference should be made to the Drawings, and to the accompanying descriptive matter, in which there is described exemplary embodiments of the invention.

10

5

10

### **Brief Description of the Drawings**

FIGURE 1 is a block diagram of a multiprocessing computer system consistent with the invention.

FIGURE 2 is a block diagram of the primary software components in the computer system of Fig. 1, implementing a fair elevator scheduling algorithm consistent with the invention.

FIGURE 3 is a block diagram of an exemplary request data structure for use with the fair elevator scheduling described herein.

FIGURE 4 is a flowchart illustrating a process inbound request routine executed by the scheduling algorithm of Fig. 2.

FIGURE 5 is a flowchart illustrating the program flow of a process outbound request routine executed by the scheduling algorithm of Fig. 2.

FIGURES 6A-6E illustrate the processing of an exemplary set of access requests using the scheduling algorithm of Fig. 2.

FIGURE 7 is a graph of request issue order versus DASD position for the set of access requests shown in Figs. 6A-6E.

10

15

20

25

30

### **Detailed Description**

Turning now to the Drawings, wherein like numbers denote like parts throughout the several views, Fig. 1 illustrates the general configuration of an exemplary computer system 10, or apparatus, suitable for implementing a fair elevator scheduling algorithm consistent with the invention. Computer system 10 generically represents, for example, any of a number of multi-user and/or multi-tasking computers such as a network server, a midrange computer, a mainframe computer, etc.

However, it should be appreciated that the invention may be implemented in other data processing systems, e.g., in stand-alone or single-user computer systems such as workstations, desktop computers, portable computers, and the like, or in other programmable electronic devices (e.g., incorporating embedded controllers and the like). For example, one suitable implementation of computer system 10 is in a midrange computer such as the AS/400 computer available from International Business Machines Corporation. Computer system 10 will hereinafter also be referred to as an "apparatus" or "computer", although it should be appreciated the term may also include other suitable electronic devices consistent with the invention.

Computer system 10 generally includes one or more system processors 12 coupled to a memory subsystem including main storage 14 and an external cache system 16. Furthermore, main storage 14 is coupled to a number of types of external devices via a system input/output (I/O) bus 18 and a plurality of interface devices, e.g., an input/output adaptor 20, a workstation controller 22 and a storage controller 24, which respectively provide external access to one or more external networks 26, one or more workstations 28, and/or one or more storage devices such as a direct access storage device (DASD) 30.

Computer system 10 operates under the control of an operating system 40 (shown resident in main storage 14), and executes or otherwise relies upon various computer software applications, components, programs, objects, modules, data structures, etc. Moreover, various applications, components, programs, objects, modules, etc. may also execute on one or more processors in another computer coupled to computer system 10 via a network 26, e.g., in a distributed or client-server

10

15

20

25

30

computing environment, whereby the processing required to implement the functions of a computer program may be allocated to multiple computers over a network.

In general, the routines executed to implement the embodiments of the invention, whether implemented as part of an operating system or a specific application, component, program, object, module or sequence of instructions will be referred to herein as "computer programs", or simply "programs". The computer programs typically comprise one or more instructions that are resident at various times in various memory and storage devices in a computer, and that, when read and executed by one or more processors in a computer, cause that computer to perform the operations necessary to execute steps or elements embodying the various aspects of the invention. Moreover, while the invention has and hereinafter will be described in the context of fully functioning computers and computer systems, those skilled in the art will appreciate that the various embodiments of the invention are capable of being distributed as a program product in a variety of forms, and that the invention applies equally regardless of the particular type of signal bearing media used to actually carry out the distribution. Examples of signal bearing media include but are not limited to recordable type media such as volatile and non-volatile memory devices, floppy and other removable disks, hard disk drives, magnetic tape, optical disks (e.g., CD-ROM's, DVD's, etc.), among others, and transmission type media such as digital and analog communication links.

In addition, various programs described hereinafter may be identified based upon the application for which they are implemented in a specific embodiment of the invention. However, it should be appreciated that any particular program nomenclature that follows is used merely for convenience, and thus the invention should not be limited to use solely in any specific application identified and/or implied by such nomenclature.

Those skilled in the art will recognize that the exemplary environment illustrated in Fig. 1 is not intended to limit the present invention. Indeed, those skilled in the art will recognize that other alternative hardware and/or software environments may be used without departing from the scope of the invention.

10

15

20

25

30

Fig. 2 illustrates the principal software components suitable for implementing a fair elevator scheduling algorithm consistent with the invention in computer system 10. In particular, operating system 40 is illustrated as interfaced with a DASD 42 to be accessed by a plurality of requesters, here represented by a plurality of tasks 44. Each task 44 is capable of issuing an access request for DASD 42, which is input to a DASD hardware driver 46, sorted based upon a scheduling algorithm 48, and issued in a predetermined sequence to DASD 42 to provide read and/or write access to the DASD.

As used herein, a requester may incorporate any software component capable of accessing a DASD, be it any of multiple computer programs executing on one or more microprocessors, any of one or more computer users attempting to access a shared DASD (each of which may be represented by a separate task in the computer system), any of multiple computers or other devices coupled to a shared DASD or a combination of the above. In general, practically any program code capable of issuing access requests to a DASD in a computer system can operate as a requester in the context of the invention.

A DASD 42 (which may for the purpose of Fig. 2 be considered to logically incorporate both the storage controller 24 and physical device 30 of Fig. 1) may be represented by any form of accessible storage that is capable of being accessed by multiple sources. DASD 42 can incorporate control and drive electronics, and may include an array of multiple physical devices controlled by a central controller. It will be appreciated that, depending upon the storage medium for the DASD, the "position" with which a request is associated may refer to any number of physical locations on the device, including, for example, a logical block address (LBA), an addressable cell, a track number, a head number, a cylinder number, a platter number, and/or a record number, among others.

Likewise, as far as identifying a requester with which an access request is associated, a requester identification may be based upon a specific task identifier, a processor identifier (e.g., so that all requests handled by a given microprocessor are grouped together, irrespective of which task a particular request is associated), a

10

15

20

25

30

process identifier, a job identifier, a thread identifier, etc. Other modifications will be apparent to one of ordinary skill in the art.

DASD hardware driver 46 implements a fair elevator scheduling algorithm 48 incorporating a front end 50 for processing inbound requests and a back end 52 configured to issue outbound requests to DASD 42.

Front end 50 incorporates a task queue 54 including a plurality of entries 56 for storing inbound requests from tasks 44. Process inbound request logic 58 controls the storage of inbound access requests from tasks 44, in a manner that will be discussed in greater detail below.

Back end 52 incorporates a position queue 60 having a plurality of entries 62 that receive subsets of requests stored in task queue 54, with those requests reordered in the position queue and output in sequence to DASD 42. Position queue 60 is under the control of process outbound request logic 64 that operatively moves requests between task queue 54 and position queue 60, sorts requests stored in position queue 60, and outputs such sorted requests to DASD 42.

As discussed above, scheduling algorithm 48 is implemented within a DASD hardware driver 46 within an operating system 40. Moreover, the handling of inbound and outbound requests is coordinated by separater logic 58, 64.

It will be appreciated, however, that scheduling algorithm 48 may be implemented in other software components in a computer system, including within a specific computer application, within the storage control logic for a DASD, etc. The queues 54, 60 and control logic 58, 64 may also be implemented in hardware and/or software. Further, other data structures may be used to store access requests. Also control logic 58, 64 may be integrated into a single block.

Therefore, the invention is not limited to the particular implementation discussed herein.

Fig. 3 illustrates an exemplary data structure for a request 70 suitable for being processed by a fair elevator algorithm consistent with the invention. Request 70 includes a plurality of fields 72-80 storing various information associated with a request. Field 72 stores a requester task identifier that identifies the particular requester task that has issued the request. Field 74 stores an operation type, e.g.,

10

15

20

25

which identifies whether a request is associated with a read or write operation. Field 76 stores a DASD position associated with the location of the data on the DASD to be accessed by the request. Field 78 stores an operation length indicating the amount of data to access on the DASD starting at the DASD position stored in field 76. In addition, field 80 stores a pointer to a data block 82 that stores the actual information to be written to the DASD in a write-type access request or where the information is to be stored for a read access request. It will be appreciated, however, that request 70 may be implemented utilizing any number of alternate data structures, and the invention is not limited to this particular request data format.

Fig. 4 illustrates a process inbound request routine 90 executed by control logic 58 of Fig. 2. Routine 90 is initiated in response to the receipt of an inbound request from one of the plurality of requester tasks 44. Starting in block 94, routine 90 first determines whether the task queue already has another request with the same requester task ID as the requester task ID associated with the request.

If the task queue does not store any other request for the same requester, control passes to block 96 to insert the request in the task queue based upon the task ID for the request. Essentially, the request is placed in a relative location in the queue based upon its task ID compared to other requests already stored in the queue.

Returning to block 94, if the task queue already holds another request having the same requester task ID, control instead passes to block 98 to insert the request in the task queue immediately after the last request having the same requester task ID to ensure that the relative ordering of requests from the same requester is maintained. Upon completion of either of blocks 96 and 98, routine 90 is complete.

Fig. 5 next illustrates a process outbound requests routine 100 that is invoked when a prior DASD request completes, and a new request needs to be sent to the DASD. Routine 100 typically copies requests stored in task queue 54 over to position queue 60 on an as-needed basis, and resorts the requests based upon DASD positions associated with the requests. Thereafter, requests stored in the position queue are output to the DASD.

In this implementation, routine 100 begins in block 102 by determining whether the position queue is empty. Assuming first that the position queue is

30

10

15

20

25

30

initially empty, control next passes to block 104 to determine whether the task queue is empty. If the task queue is empty, control passes to block 106 to wait for the task queue to be filled to full capacity. Control then passes to block 108 to move at least one request from each task from the task queue into the position queue. In addition, returning to block 104, if the task queue is not empty, control is passed directly to block 108. Typically, at least one request from every unique task that has a request stored in the task queue at the time is moved into the position queue in block 108.

Control next passes to block 110 to determine whether the current sort direction for the position queue is set to "ascending" or "descending". In particular, as discussed above, requests are sorted on the position queue to ensure that the read/write head in the DASD can proceed in a back and forth motion between opposing end positions of the device. Thus, assuming that the sort direction is first set to "ascending", block 110 passes control to block 112 to sort the position queue into an ascending order based upon the DASD position stored with each request in the position queue. Control then passes to block 114 to set the sort direction to "descending". Control then passes to block 116 to remove the first request from the position queue and send the request to the DASD as an outbound request. Routine 100 is then complete.

Returning to block 110, if the sort direction is set to "descending", control passes to block 118 to sort the position queue into a descending order based upon the DASD position associated with each request in the position queue. Control then passes to block 120 to set the sort direction to "ascending", and then to block 116 to send the first request in the position queue to the DASD.

Next, returning to block 102, it will be seen that, upon the next opportunity to process an outbound request, block 102 will determine that the position queue is not empty, and control will pass directly to block 116 to remove the first request from the position queue and send the request to the DASD for processing.

It will therefore be appreciated that routine 100 generally operates to process requests in the position queue until all such requests have been removed, and then copy requests from the task queue to the position queue in a batch on an as-needed

日本十二十二年 医多国教院的教育

5

10

15

basis, with the copied requests sorted in an alternating ascending or descending order to minimize seek times in the DASD.

The sizes of the queues, as well as the number of requests that are copied at once between the task and position queues, will affect the relative balance of the "fair" and "elevator" aspects of the fair elevator algorithm. Assuming, for example, that position queue 60 processes n requests at a time, a value of n = 1 turns the algorithm into a fair algorithm, with only minimal optimization of seek time in the DASD. When  $n = \infty$ , however, the algorithm operates in a similar manner to a conventional elevator algorithm, where only seek time is optimized. Thus, the selection of an appropriate value of n, as well as the attendant adjustments to the queue lengths and control logic, can be used to operatively "tune" the performance of the algorithm for different environments. Such tuning may be done at design time or during runtime, and may be determined empirically or mathematically.

To further explain the operation of the illustrated embodiment of the invention, Table I below illustrates an exemplary set of access requests that may be received by a computer system from a plurality of tasks labeled A-E:

10

15

20

25

30

TABLE I: EXEMPLARY SET OF ACCESS REQUESTS

- 14 -

		I	
Request No.	<u>Task ID</u>	Operation Type	DASD Position
1	A	Read	101
2	A	Read	102
3	A	Read	103
4	В	Write	80
5	С	Read	930
6	С	Write	513
7	С	Read	933
8	С	Write	514
9	D	Read	333
10	D	Read	881
11	Е	Write	731
12	Е	Write	732
13	Е	Write	733
14	Е	Write	734

Assuming, for example, that task queue 54 includes enough entries to store each of the fourteen incoming requests, it will be appreciated that process inbound request routine 90 will order the inbound requests into a first ordered set in the manner shown in Fig. 6A, with the requests sorted by task ID with individual requests having the same ID sorted by the order in which they were received.

Assuming first an ascending sort direction, and assuming at most one request from each task ID is processed each pass, upon pass one of DASD 42, routine 100 pulls the first request for each unique task ID onto position queue 60, and sorts such requests in an ascending order to create a second ordered set of requests. Subsequently, each of the requests (B, 80), (A, 101), (D, 333), (E, 731), and (C, 930), (where (x, y) refers to a request having a task ID of x and a DASD position of y), is issued in sequence from position queue 60 resulting in the requests for each of the tasks progressing along with little delay and with minimal seek times.

10

15

20

25

30

Fig. 6C illustrates the result of a second pass, whereby requests associated with each of tasks A, C, D and E pulled off of task queue 54 and placed on position queue 60, but sorted in a descending manner such that the drive head can return in an opposite direction across the device. Since no pending requests are associated with task B, no task B requests are placed on the position queue.

Figs. 6D and 6E respectively illustrate third and fourth passes of routine 100, wherein the sort direction for position queue 60 is ascending in Fig. 6D and descending in Fig. 6E.

Fig. 7 illustrates in another way the movement of the drive head for DASD 42 when issuing the exemplary requests using the fair elevator scheduling algorithm. The order in which requests are issued, identified by task ID, is shown on one axis of a graph 130, with the other axis showing the relative position on the DASD with which the successively issued requests are associated. It can be seen from the horizontal axis that requests are issued in a relatively fair manner, preventing one task from significantly restricting access to other tasks and requesters in the computer system. On the other hand, as evidenced by the vertical axis, the DASD is capable of sweeping back and forth between end positions with relatively infrequent reversals of direction, thereby minimizing seek times.

Various modifications may be made to the illustrated implementation without departing from the spirit and scope of the invention. For example, rather than copying requests from the task queue to the position queue only when the position queue is empty, the position queue may be filled with new requests when it is determined that the position queue is partially empty, or even on an ongoing basis as new requests are received by the position queue. Moreover, in some implementations, it may be desirable to move multiple requests associated with each task ID from the task queue to the position queue, e.g., to completely fill the position queue during each move operation. In the alternative, only a portion of the position queue may be filled at any given time.

As another additional example, additional factors (e.g., request priority) may also be considered in addition to requester identity and DASD position in a scheduling algorithm consistent with the invention.

Other modifications may be made to the illustrated embodiments without departing from the spirit and scope of the invention. Therefore, the invention lies in the claims hereinafter appended.

# What is claimed is:

1	1. A method of processing access requests for a direct access storage device
2	(DASD), each access request associated with a requester and a position on the DASD,
3	the method comprising:
4	(a) sorting at least a subset of a plurality of access requests directed to
5	the DASD based upon the requesters associated therewith to generate a first
6	ordered set of access requests;
7	(b) sorting at least a subset of the access requests in the first ordered
8	set of access requests based upon the positions associated therewith to
9	generate a second ordered set of access requests; and
10	(c) issuing each of the access requests in the second ordered set of
11	access requests in sequence to the DASD.
1	2. The method of claim 1, further comprising moving access requests between
2	a first queue and a second queue, wherein sorting the access requests to generate the
3	first ordered set of access requests includes receiving inbound access requests into the
4	first queue, and sorting the access requests received into the first queue based upon
5	the requesters associated therewith, wherein sorting the access requests in the first
6	ordered set includes sorting access requests moved into the second queue based upon
7	the positions associated therewith, and wherein issuing the access requests in the
8	second ordered set includes removing issued access requests from the second queue.
1	3. The method of claim 2, wherein sorting the access requests received into
2	the first queue includes, for each inbound access request:
3	(a) determining whether another access request in the first queue is
4	associated with the same requester as the inbound access request;
5	(b) if so, storing the inbound access request after a last access request
6	associated with the same requester as the inbound access request; and
7	(c) if not, arranging the inbound access request within the first queue
8	based upon a requester identifier associated therewith.

3

4

1

2

3

4

5

1

2

3

1 2

3

- 4. The method of claim 3, wherein moving access requests between the first queue and the second queue is performed in response to determining that the second queue is empty.
  - 5. The method of claim 4, wherein moving access requests between the first queue and the second queue includes, for each requester associated with an access request stored in the first queue, moving at least one access request associated with such requester into the second queue.
  - 6. The method of claim 2, wherein moving access requests between the first queue and the second queue further includes moving a batch of access requests between the first queue and second queue, and wherein sorting the access requests moved into the second queue includes reversing a sort order for each successive batch of access requests.
  - 7. The method of claim 1, wherein sorting the access requests in the first ordered set includes alternately sorting access requests in ascending and descending order.
  - 8. The method of claim 1, wherein each access request is associated with one of a plurality of requesters in a computer coupled to the DASD, with each requester being a computer task executing on the computer.

1	9. A memory of processing access requests for a direct access storage device
2	(DASD), each access request associated with a requester and a position on the DASD,
3	the method comprising:
4	(a) sorting a plurality of access requests directed to the DASD based
5	upon both the requesters and the positions associated therewith; and
6	(b) issuing the sorted access requests to the DASD.
1	10. The method of claim 9, wherein sorting the plurality of access requests
2	includes:
3	(a) sorting at least a subset of a plurality of access requests based upon
4	the requesters associated therewith to generate a first ordered set of access
5	requests; and
6	(b) sorting at least a subset of the access requests in the first ordered
7	set of access requests based upon the positions associated therewith to
8	generate a second ordered set of access requests, wherein issuing the sorted
9	access requests includes issuing each of the access requests in the second
10	ordered set of access requests in sequence to the DASD.
1	11. The method of claim 9, wherein sorting the plurality of access requests
2	includes:
3	(a) sorting at least a subset of a plurality of access requests using one
4	of a fair scheduling algorithm and an elevator scheduling algorithm to generate
5	a first ordered set of access requests; and
6	(b) sorting at least a subset of the access requests in the first ordered
7	set of access requests using the other of the fair scheduling algorithm and the
8	elevator scheduling algorithm.

1	12. A method of processing access requests for a direct access storage device
2	(DASD), each access request associated with a requester and a position on the DASD
3	the method comprising:
4	(a) receiving incoming access requests into a first queue that is sorted
5	based upon the requester associated with each access request stored in the firs
6	queue;
7	(b) moving at least one access request from the first queue to a second
8	queue that is sorted based upon the position associated with each access
9	request stored in the second queue; and
10	(c) sequentially issuing access requests from the second queue to the
11	DASD.

- 13. An apparatus for use in processing access requests for a direct access storage device (DASD), each access request associated with a requester and a position on the DASD, the apparatus comprising:
  - (a) a memory; and
  - (b) a program, resident in the memory, the program configured to sort a plurality of access requests directed to the DASD based upon both the requesters and the positions associated therewith, and issue the sorted access requests to the DASD.
- 14. The apparatus of claim 13, wherein the program is configured to sort the plurality of access requests by sorting at least a subset of a plurality of access requests using one of a fair scheduling algorithm and an elevator scheduling algorithm to generate a first ordered set of access requests; and sorting at least a subset of the access requests in the first ordered set of access requests using the other of the fair scheduling algorithm and the elevator scheduling algorithm.
- 15. The apparatus of claim 13, wherein the program is configured to sort the plurality of access requests by sorting at least a subset of a plurality of access requests based upon the requesters associated therewith to generate a first ordered set of access requests, and sorting at least a subset of the access requests in the first ordered set of access requests based upon the positions associated therewith to generate a second ordered set of access requests, and wherein the program is configured to issue the sorted access requests by issuing each of the access requests in the second ordered set of access requests in sequence to the DASD.
  - 16. The apparatus of claim 15, wherein the program is further configured to:
- (a) move access requests between a first queue and a second queue;
- (b) sort the access requests to generate the first ordered set of access requests by receiving inbound access requests into the first queue and sorting the access requests received into the first queue based upon the requesters associated therewith;

7	(c) sort the access requests in the first ordered set by sorting access
8	requests moved into the second queue based upon the positions associated
9	therewith; and
10	(d) issue the access requests in the second ordered set by removing
<b>l</b> 1	issued access requests from the second queue.
1	17. The apparatus of claim 16, wherein the program is configured to sort the
2	access requests received into the first queue by, for each inbound access request:
3	(a) determining whether another access request in the first queue is
4	associated with the same requester as the inbound access request;
5	(b) if so, storing the inbound access request after a last access request
6	associated with the same requester as the inbound access request; and
7	(c) if not, arranging the inbound access request within the first queue
8	based upon a requester identifier associated therewith.
1	18. The apparatus of claim 17, wherein the program is configured to move
2	access requests between the first queue and the second queue in response to
3	determining that the second queue is empty.
1	19. The apparatus of claim 18, wherein the program is configured to move
2	access requests between the first queue and the second queue by, for each requester
3	associated with an access request stored in the first queue, moving at least one access
4	request associated with such requester into the second queue.
1	20. The apparatus of claim 16, wherein the program is configured to move
2	access requests between the first queue and the second queue by moving a batch of
3	access requests between the first queue and second queue, and wherein the program is
4	configured to sort the access requests moved into the second queue by reversing a sort

order for each successive batch of access requests.

- 1 21. The apparatus of claim 15, wherein the program is configured to sort the
- 2 access requests in the first ordered set by alternately sorting access requests in
- 3 ascending and descending order.
- 1 22. The apparatus of claim 15, further comprising a plurality of requester
- 2 computer tasks resident in the memory, wherein each access request is associated with
- 3 one of the plurality of requester computer tasks.

resident in the memory.

1	23. An apparatus for use in processing access requests for a direct access
2	storage device (DASD), each access request associated with a requester and a position
3	on the DASD, the apparatus comprising:
4	(a) a first queue configured to receive incoming access requests, the
5	access requests in the first queue sorted based upon the requesters associated
6	therewith;
7	(b) a second queue configured to issue outgoing access requests to the
8	DASD, the access requests in the second queue sorted based upon the
9	positions associated therewith; and
10	(c) control logic coupled to the first and second queues and configured
11	to selectively move access requests from the first queue to the second queue.
1	24. The apparatus of claim 23, further comprising a memory; and a processor
2	coupled to the memory, wherein the control logic comprises request processing
3	program code resident in the memory.
1	25. The apparatus of claim 24, further comprising an operating system
2	resident in the memory, wherein the request processing program code and the first and
3	second queues are resident in the operating system.
1	26. The apparatus of claim 25, wherein the operating system includes a
2	DASD hardware driver that interfaces the apparatus with the DASD, and wherein the
3	request processing program code and the first and second queues are resident in the
4	DASD hardware driver.
1	27. The apparatus of claim 24, wherein the first and second queues are

2

l	28. A program product, comprising:
2	(a) a program for use in processing access requests for a direct access
3	storage device (DASD), each access request associated with a requester and a
4	position on the DASD, the program configured to sort a plurality of access
5	requests directed to the DASD based upon both the requesters and the
5	positions associated therewith, and issue the sorted access requests to the
7	DASD; and
3	(b) a signal bearing medium bearing the program.


includes at least one of a recordable medium and a transmission type medium.


29. The program product of claim 28, wherein the signal bearing medium


# FAIR ELEVATOR SCHEDULING ALGORITHM FOR DIRECT ACCESS STORAGE DEVICE

### 5 Abstract of the Disclosure

An apparatus, program product and method of processing access requests for a direct access storage device utilize a "fair elevator" algorithm to schedule access requests from a plurality of requesters desiring access to a direct access storage device (DASD). In particular, a fair elevator algorithm arbitrates requests by taking into account both the requesters with which various requests are associated, as well as the relative positions of the data to be accessed on the DASD. By sorting access requests based upon both requester identity and DASD position, both multitasking performance and DASD throughput are improved in a balanced manner, thus improving overall system performance.










FIG. 7

## DECLARATION, POWER OF ATTORNEY, AND PETITION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

### FAIR ELEVATOR SCHEDULING ALGORITHM FOR DIRECT ACCESS STORAGE DEVICE

the specification of which (check one below):

- ( is attached hereto.
- () was filed on \_\_\_ as Application Serial No. \_\_\_ or Express Mail No. \_\_\_, and was amended on \_\_\_ (if applicable).
- () was filed on \_\_\_ as PCT International Application No. \_\_\_ , and as amended under PCT Article 19 on \_\_\_ (if any).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

(Serial No.)

Prior Foreign Application	(s)	Р	riority Claimed?
(Number)	(Country)	 Day/Month/Year Filed	() Yes () No
(Number)	(country)		() Yes () No
(Number)	(Country)	Day/Month/Year Filed	
(Number)	(Country)	Day/Month/Year Filed	() Yes () No
and/or §119(e) of any Usubject matter of each of United States application United States Code, §17 Patent and Trademark patentability as defined in	aim the benefit under Title United States application (so of the claims of this application in the manner provided 12, I acknowledge the dut Office all information ken Title 37, Code of Federal illing date of the prior application.	) listed below and cation is not disclose the first paragry to disclose to the nown to me to Regulations §1.56 colication and the	l, insofar as the prior aph of Title 35 ae United States be material to be mational or PCT
(Serial No.)	(Filing Date)	(Status: Patented, Pendi	ng, or Abandoned)
(Serial No.)	(Filing Date)	(Status: Patented, Pendi	ng, or Abandoned)

I hereby appoint John D. Poffenberger (R. No. 20,245), Bruce Tittel (R. No. 22,324), Donald F. Frei (R. No. 21,190), David J. Josephic (R. No. 22,849), A. Ralph Navaro, Jr. (R. No. 23,050), David S. Stallard (R. No. 25,930), J. Robert Chambers (R. No. 25,448), Gregory J. Lunn (R. No. 29,945), Kurt L. Grossman (R. No. 29,799), Clement H. Luken, Jr. (R. No. 32,742), Thomas J. Burger (R. No. 32,662), Gregory F. Ahrens (R. No. 32,957), Wayne L. Jacobs (R. No. 35,553), Kurt A. Summe (R. No. 36,023), Kevin G. Rooney (R. No. 36,330), Joseph R. Jordan (R. No. 25,686), C. Richard Eby (R. No. 25,854), Keith R. Haupt (R. No. 37,638), Theodore R. Remaklus (R. No. 38,754), Thomas W. Humphrey (R. No. 34,353), David E. Pritchard (R. No. 38,273), David H. Brinkman (R. No. 40,532), J. Dwight Poffenberger, Jr. (R. No. 35,324), Beverly A. Lyman (R. No. 41,961), Scott A. Stinebruner (R. No. 38,323), Kristi L. Davidson (R. No. 44,643), P. Andrew Blatt (R.

(Filing Date)

(Status: Patented, Pending, or Abandoned)

No. 44,540), David E. Franklin (R. No. 39,194), Herbert C. Brinkman (R. No. 16,955), all of Wood, Herron & Evans, L.L.P., 2700 Carew Tower, 441 Vine Street, Cincinnati, OH 45202-2917, telephone no. (513) 241-2324, and Pryor A. Garnett (R. No. 32,136), Steven W. Roth (R. No. 34,712), Owen J. Gamon (R.No. 36,143), Matthew J. Bussan (R. No. 33,614), Christopher A. Hughes (R. No. 26,914), Edward A. Pennington (R. No. 32,588), John E. Hoel (R. No. 26,279), James R. Nock (R. No. 42,937) and Joseph C. Redmond, Jr. (R. No. 18,753), care of INTERNATIONAL BUSINESS MACHINES CORPORATION, New Orchard Road, Armonk, New York 10504, my attorneys, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith. Address all correspondence and telephone calls to

Scott A. Stinebruner Wood, Herron & Evans, L.L.P. 2700 Carew Tower 441 Vine Street Cincinnati, OH 45202-2917 Telephone (513) 241-2324

Wherefore I pray that Letters Patent be granted to me for the invention or discovery described and claimed in the foregoing specification and claims, and I hereby subscribe my name to the foregoing specification and claims, declaration, power of attorney, and this petition.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of Inventor Troy David Armstrong	
Inventor's Signature Roya Ourid Timste	Date 12/6/99
Residence City/State Rochester, Minnesota	Citizenship_U.S.
Post Office Address 3576 8th Street NW, Rochester, Minnesota	55901

Full name of Inventor Michael Steven Faunce	
Inventor's Signature	Date
Residence City/State Rochester, Minnesota	Citizenship_U.S.
Post Office Address 2327 Northern Hills Court NE. Ro	ochester, Minnesota 55906